

TABLE OF CONTENTS	2
Intellectual Property	3
Introduction and Setup	4
Jump to Different Chapters	10
1. N-state Machine Logic	13
2. N-state scramblers and descramblers	33
3. N-state Inverters and Gates	47
4. N-state Inverters Modified Functions	58
5. N-state Machine Arithmetic	68
6. A binary latch switching model	80
7. N-state latch switching model	93
8. N-state inverter based circulating latch	103
9. N-state Shift Registers	113
10. N-state Feedback Shift Registers (I + II)	124
11. LFSR based scramblers and descramblers (Fibonacci)	149
12. LFSR based scramblers and descramblers (Galois)	167
13. Inverter reduction in LFSR based applications	183
14. N-state symbol sequence correlation graph (binary)	197
15. Finite field or Galois Field GF(n) and n-state inverters	214
16. N-state symbol sequence correlation graph (nonbinary)	231
17. N-state symbol n-sequence detection (SR methods)	243
18. N-state symbol m-sequence detection (word method)	255
19. N-state Gold sequences	268
20. N-state Convolutional Codes	283
21. N-state Reed-Solomon Codes	306
22. LFSR Synchronization	316
23. Reed-Solomon Coder – Intermediate Coding States	331
24. N-state reversible transposition	347